All Products

LCMXO640C-4TN100I

3.3V V 1.6mm mm 4.2 ns ns FPGAs MachXO Series 100-LQFP 17mA mA 0.5mm mm 100

Manufacturer: Lattice Semiconductor Corporation
Origchip NO: 477-LCMXO640C-4TN100I
Package: 100-LQFP
Datasheet: PDF
Stock: 590
Description: 3.3V V 1.6mm mm 4.2 ns ns FPGAs MachXO Series 100-LQFP 17mA mA 0.5mm mm 100 (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time	8 Weeks
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	100-LQFP
Number of Pins	100
Operating Temperature	-40°C~100°C TJ
Packaging	Tray
Published	2000
Series	MachXO
JESD-609 Code	e3
Pbfree Code	yes
Part Status	Active
Moisture Sensitivity Level (MSL)	3 (168 Hours)
Number of Terminations	100
ECCN Code	EAR99
Terminal Finish	Matte Tin (Sn)
Additional Feature	IT CAN ALSO OPERATE AT 2.5V AND 3.3V
HTS Code	8542.39.00.01
Subcategory	Field Programmable Gate Arrays
Technology	CMOS
Voltage - Supply	1.71V~3.465V
Terminal Position	QUAD
Terminal Form	GULL WING
Peak Reflow Temperature (Cel)	260
Supply Voltage	1.8V
Terminal Pitch	0.5mm
Time@Peak Reflow Temperature-Max (s)	40
Base Part Number	LCMXO640
Pin Count	100
Number of Outputs	74
Operating Supply Voltage	3.3V
Operating Supply Current	17mA
Number of I/O	74
Nominal Supply Current	17mA
RAM Size	0B
Memory Type	SRAM
Propagation Delay	4.2 ns
Turn On Delay Time	4.2 ns
Programmable Logic Type	FLASH PLD
Number of Logic Elements/Cells	640
Max Frequency	550MHz
Number of LABs/CLBs	80
Output Function	MACROCELL
Number of Macro Cells	320
Number of Logic Cells	640
Number of Dedicated Inputs	7
Height Seated (Max)	1.6mm
Length	14mm
Width	14mm
Radiation Hardening	No
RoHS Status	ROHS3 Compliant
Lead Free	Lead Free

LCMXO640C-4TN100I Overview

In the 100-LQFP package, you will find fpga chips. This kind of FPGA is composed of FLASH PLD. The device has 74 I/O ports for more coherent data transfer. Logic elements/cells form the fundamental building block of a computer. It is powered from a supply voltage of 1.8V. FPGA parts like this belong to the Field Programmable Gate Arrays family. With a Surface Mount connector, this FPGA module can be attached to the development board. This device is powered by a 1.71V~3.465V battery. An FPGA belonging to the MachXO series is referred to as an FPGA. In order to ensure a safe and efficient operation, it is important to maintain a temperature within -40°C~100°C TJ at all times. A total of 74 outputs are incorporated into this device. As a space-saving measure, this FPGA model is contained within Tray. As a whole, it has 100 terminations. LCMXO640 is the base part number that can be used to identify related parts. This FPGA module has a RAM si0Be of 0B that is sufficient to make sure that the program is able to run normally. In this case, 100 pins are used in the design. A total of 80 LABs/CLBs make up this FPGA array. As long as this FPGA is mounted in Surface Mount, it could work fantastically according to its specifications. In operation with 3.3V, designers can take advantage of its flexibility to the fullest extent. With a total of 100 pins, it is equipped with a high level of security. In fact, this FPGA is capable of reaching a speed of 550MHz. For the building block of this system, 640 logic cells are included. There is a 17mA supply current used in its operation. In addition to this, it is also characteriIT CAN ALSO OPERATE AT 2.5V AND 3.3Ved by a feature called IT CAN ALSO OPERATE AT 2.5V AND 3.3V. A total of 7 dedicated inputs are available for the detection of the status of the input signals. In this device, 320 Macro cells are the main building blocks of a CPLD. The SRAM memory is adopted for storing data and avoiding resource conflicts.