All Products

View All >>

EPM7512BUC169-10

1.8/3.32.5V 0.8mm PMIC 160 Pin 125MHz 2.5V BGA

Manufacturer: Altera
Origchip NO: 2936-EPM7512BUC169-10
Package: BGA
Datasheet: PDF
Stock: 274
Description: 1.8/3.32.5V 0.8mm PMIC 160 Pin 125MHz 2.5V BGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount	Surface Mount
Package / Case	BGA
Number of Pins	160
Published	2014
JESD-609 Code	e0
Pbfree Code	no
Moisture Sensitivity Level (MSL)	3
Number of Terminations	169
Terminal Finish	Tin/Lead (Sn/Pb)
Max Operating Temperature	70°C
Min Operating Temperature	0°C
Additional Feature	YES
HTS Code	8542.39.00.01
Subcategory	Programmable Logic Devices
Technology	CMOS
Terminal Position	BOTTOM
Terminal Form	BALL
Peak Reflow Temperature (Cel)	235
Supply Voltage	2.5V
Terminal Pitch	0.8mm
Frequency	125MHz
Time@Peak Reflow Temperature-Max (s)	30
Pin Count	169
Qualification Status	Not Qualified
Operating Supply Voltage	3.3V
Power Supplies	1.8/3.32.5V
Temperature Grade	COMMERCIAL
Max Supply Voltage	3.6V
Min Supply Voltage	3V
Number of I/O	141
Memory Type	EEPROM
Propagation Delay	10 ns
Frequency (Max)	163.9MHz
Programmable Logic Type	EE PLD
Number of Gates	10000
Number of Programmable I/O	100
Number of Logic Blocks (LABs)	32
Output Function	MACROCELL
Number of Macro Cells	512
JTAG BST	YES
In-System Programmable	YES
Height Seated (Max)	1.55mm
Length	11mm
Width	11mm
RoHS Status	RoHS Compliant

EPM7512BUC169-10 Overview

A mobile phone network consists of 512macro cells, which are radio coverage cells served by a high-power cell site (tower, antenna or mast).It is embedded in the BGA package.It is equipped with 141I/O ports.169terminations have been programmed into the device.The terminal position of this electrical part is BOTTOM, which serves as an important access point for passengers or freight.The power source is powered by 2.5Vvolts.It is a part of family [0].The chip is programmed with 169 pins.It is also possible to find YESwhen using this device.10000gates are devices that serve as building blocks for digital circuits.In order to maintain high efficiency, the supply voltage should be maintained at [0].In this case, EEPROMwill be used to store the data.A Surface Mountis mounted on this electronic component.The device is designed with pins [0].A maximum supply voltage of 3.6Vis used in its operation.A minimum supply voltage of 3V is required for it to operate.It runs on 1.8/3.32.5Vvolts of power.A total of 100 Programmable I/Os are available.A frequency of 125MHzcan be achieved.It is recommended that the operating temperature be greater than 0°C.Temperatures should not exceed 70°C.The system consists of 32 logic blocks (LABs).It is recommended that the maximal frequency be lower than 163.9MHz.It is possible to classify programmable logic as EE PLD.