All Products

View All >>

EPM3064ALC44-7

PMIC 44 Pin 166.67MHz 3.3V PLCC

Manufacturer: Altera
Origchip NO: 2936-EPM3064ALC44-7
Package: PLCC
Datasheet: PDF
Stock: 386
Description: PMIC 44 Pin 166.67MHz 3.3V PLCC (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time	10 Weeks
Mount	Surface Mount
Package / Case	PLCC
Number of Pins	44
Packaging	Bulk
Published	1998
JESD-609 Code	e0
Pbfree Code	no
Moisture Sensitivity Level (MSL)	1
Number of Terminations	44
Terminal Finish	Tin/Lead (Sn/Pb)
Max Operating Temperature	70°C
Min Operating Temperature	0°C
Additional Feature	YES
Subcategory	Programmable Logic Devices
Technology	CMOS
Terminal Position	QUAD
Terminal Form	J BEND
Peak Reflow Temperature (Cel)	220
Supply Voltage	3.3V
Frequency	166.67MHz
Time@Peak Reflow Temperature-Max (s)	30
Pin Count	44
Operating Supply Voltage	3.3V
Temperature Grade	COMMERCIAL
Max Supply Voltage	3.6V
Min Supply Voltage	3V
Number of I/O	34
Memory Type	EEPROM
Propagation Delay	7.5 ns
Turn On Delay Time	7.5 ns
Frequency (Max)	222.2MHz
Programmable Logic Type	EE PLD
Number of Gates	1250
Number of Programmable I/O	34
Number of Logic Blocks (LABs)	4
Speed Grade	7
Output Function	MACROCELL
Number of Macro Cells	64
JTAG BST	YES
In-System Programmable	YES
Length	16.5862mm
Width	16.5862mm
Radiation Hardening	No
RoHS Status	RoHS Compliant
Lead Free	Contains Lead

EPM3064ALC44-7 Overview

There are 64 macro cells. A macro cell is a cell in a mobile phone network that provides radio coverage through the use of a high-power cell site (tower, antenna or mast).PLCCis the package in which it resides.The device is programmed with 34 I/Os.There are 44 terminations programmed into the device.As the terminal position of this electrical part is [0], it serves as an important access point for passengers or freight.The device is powered by a voltage of 3.3V volts.It is a part of family [0].It is packaged in the way of Bulk.In this chip, the 44pins are programmed.This device also displays [0].In digital circuits, there are 1250gates, which act as a basic building block.A high level of efficiency can be achieved by maintaining the supply voltage at [0].It is adopted to store data in [0].Surface Mountis the mounting point of this electronic part.The device is designed with pins [0].A maximum supply voltage of 3.6Vis used in its operation.With a minimal supply voltage of [0], it operates.A programmable I/O count of 34 has been recorded.There is 166.67MHz frequency that can be achieved.It is recommended that the operating temperature exceeds 0°C.It is recommended that the operating temperature be lower than 70°C.In total, it contains 4 logic blocks (LABs).It should be below 222.2MHzat the maximal frequency.It is possible to classify programmable logic as EE PLD.