All Products

View All >>

74LVC2G74GT,115

1.65V~5.5V 200MHz 1 Bit D-Type Flip Flop DUAL 74LVC2G74 8 Pins 40μA 74LVC Series 8-XFDFN

Manufacturer: Nexperia USA Inc.
Origchip NO: 554-74LVC2G74GT,115
Package: 8-XFDFN
Datasheet: PDF
Stock: 473
Description: 1.65V~5.5V 200MHz 1 Bit D-Type Flip Flop DUAL 74LVC2G74 8 Pins 40μA 74LVC Series 8-XFDFN(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time	13 Weeks
Contact Plating	Tin
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	8-XFDFN
Number of Pins	8
Operating Temperature	-40°C~125°C TA
Packaging	Tape & Reel (TR)
Series	74LVC
JESD-609 Code	e3
Part Status	Active
Moisture Sensitivity Level (MSL)	1 (Unlimited)
Number of Terminations	8
Type	D-Type
Technology	CMOS
Voltage - Supply	1.65V~5.5V
Terminal Position	DUAL
Peak Reflow Temperature (Cel)	260
Supply Voltage	1.8V
Terminal Pitch	0.5mm
Time@Peak Reflow Temperature-Max (s)	40
Base Part Number	74LVC2G74
Function	Set(Preset) and Reset
Output Type	Differential
Polarity	Non-Inverting
Number of Circuits	1
Number of Bits	1
Clock Frequency	200MHz
Propagation Delay	3.5 ns
Quiescent Current	100nA
Turn On Delay Time	2.5 ns
Family	LVC/LCX/Z
Logic Function	AND, D-Type
Current - Quiescent (Iq)	40μA
Current - Output High, Low	32mA 32mA
Max Propagation Delay @ V, Max CL	4.1ns @ 5V, 50pF
Trigger Type	Positive Edge
Input Capacitance	4pF
fmax-Min	200 MHz
Max Supply Voltage (DC)	5.5V
Clock Edge Trigger Type	Positive Edge
Height Seated (Max)	0.5mm
Radiation Hardening	No
RoHS Status	ROHS3 Compliant
Lead Free	Lead Free

74LVC2G74GT,115 Overview

The item is packaged in 8-XFDFNcases. D flip flop is embedded in the Tape & Reel (TR) package. In the configuration, Differentialis used as the output. It is configured with a trigger that uses a value of Positive Edge. This electronic part is mounted in the way of Surface Mount. The JK flip flop operates at a voltage of 1.65V~5.5V. A temperature of -40°C~125°C TAis considered to be the operating temperature. Logic flip flops of this type are classified as D-Type. It is a type of FPGA belonging to the 74LVC series. You should not exceed 200MHzin its output frequency. T flip flop consumes 40μA quiescent energy. There are 8 terminations,It is a member of the 74LVC2G74 family. The D flip flop is powered by a voltage of 1.8V . A JK flip flop with a 4pFfarad input capacitance is used here. Electronic devices of this type belong to the LVC/LCX/Zfamily. There is an electronic part that is mounted in the way of Surface Mount. This board is designed with 8pins on it. This device has the clock edge trigger type of Positive Edge. An electronic part designed with 1bits is used in this application. The superior flexibility of this product is achieved by using 1 circuits. Quiescent current is consumed by the D latch in the amount of 100nA.